logo

CuriousTab

CuriousTab

Discussion

Home ‣ Digital Electronics ‣ Digital System Projects Using HDL Comments
  • Question

  • The direct drive mode of a stepper motor allows for less control by the operator.


  • Options
  • A. True
  • B. False

  • Correct Answer
  • False 

    • Digital System Projects Using HDL problems

    Search Results

    • 1. In the digital clock project, frequency prescaling is used to take a 1 pps input and transform it into a 60 pps timing signal.

    • Options
    • A. True
    • B. False
      • Discuss
    • 2. In HDL, one of the strategies used in strategic planning is to find the speed requirements.

    • Options
    • A. True
    • B. False
      • Discuss
    • 3. In the VHDL code of the stepper motor, the cout outputs are bit_vector type because they are binary bit patterns.

    • Options
    • A. True
    • B. False
      • Discuss
    • 4. In the keypad HDL encoder, the data signal is used to combine the row and column encoder data to make a 4-bit value representing the key that was pressed.

    • Options
    • A. True
    • B. False
      • Discuss
    • 5. One of the first steps in any HDL project is to define its scope by knowing the nature of all the signals that are interconnected to pieces of the project.

    • Options
    • A. True
    • B. False
      • Discuss
    • 6. In the keypad HDL encoder, the freeze bit detects when a key is released.

    • Options
    • A. True
    • B. False
      • Discuss
    • 7. The half-step sequence of a stepper motor is created by inserting a start with only one coil energized between full steps.

    • Options
    • A. True
    • B. False
      • Discuss
    • 8. In the keypad encoder, the ________ detects when a key is pressed.

    • Options
    • A. ring counter
    • B. MOD-6 counter
    • C. BCD counter
    • D. freeze bit
      • Discuss
    • 9. Depending on the ________ the IC is in, the output of the stepper motor HDL will respond to each pulse by changing state.

    • Options
    • A. mode
    • B. make
    • C. input
    • D. output
      • Discuss
    • 10. In the digital clock project, a 60 pps input is transformed into a 1 pps timing signal. The block is called ________.

    • Options
    • A. a BCD counter
    • B. a MOD-60 counter
    • C. frequency divider
    • D. frequency prescaling
      • Discuss

    Comments

    There are no comments.
Enter a new Comment




Aptitude

Engineering

Programming

Reasoning

Links

Copyright ©CuriousTab. All rights reserved.