Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Digital Electronics
»
Digital System Projects Using HDL
In the digital clock project, a 60 pps input is transformed into a 1 pps timing signal. The block is called ________.
a BCD counter
a MOD-60 counter
frequency divider
frequency prescaling
Show Answer
Correct Answer:
frequency prescaling
← Previous
Next →
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment