In the frequency counter, when is the new count stored in the display register?

CuriousTab

CuriousTab

Home Aptitude

Discussion

Home ‣ Digital Electronics ‣ Digital System Projects Using HDL See What Others Are Saying!

Question
In the frequency counter, when is the new count stored in the display register?
Options
A. After disabling the counter
B. When the count buffer is full
C. After the sample interval is set
D. When the timing and control block has put it there

Correct Answer

After disabling the counter

More questions

1. The proliferation of small handheld consumer equipment such as digital video cameras, cellular phones, handheld computers (________), portable audio systems, and other devices has created a need for logic circuits in very small packages.
Options
A. HDLs
B. GDAs
C. PDAs
D. TTLs

2. The given circuit is a(n) ________.
Options
A. three-bit synchronous binary counter
B. eight-bit asynchronous binary flip-flop
C. two-bit asynchronous binary counter
D. four-bit asynchronous binary counter

3. The process of designing a synchronous counter that will count in a nonbinary manner is primarily based on:
Options
A. external logic circuits that decode the various states of the counter to apply the correct logic levels to the J-K inputs
B. modifying BCD counters to change states on every second input clock pulse
C. modifying asynchronous counters to change states on every second input clock pulse
D. elimination of the counter stages and the addition of combinational logic circuits to produce the desired counts

8. A type of shift register that requires access to the Q outputs of all stages is ________.
Options
A. parallel in/serial out
B. serial in/parallel out
C. serial in/serial out
D. a bidirectional shift register

10. A 4-bit ring counter is loaded with a single 1. The frequency of any given output is ________.
Options
A. the same as the clock
B. twice the clock frequency
C. one-half the clock frequency
D. one-fourth the clock frequency

Comments

More in Digital Electronics: