In VHDL, each instance of a component is given a name followed by a semicolon and the name of the library primitive.

• True