Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Digital Electronics
»
Digital System Projects Using HDL
In the digital clock project, what is the frequency of the MOD-6 counter in the minutes section?
1 pulse per minute
6 pulses per minute
10 pulses per minute
1 pulse per hour
Correct Answer:
1 pulse per hour
← Previous Question
Next Question→
More Questions from
Digital System Projects Using HDL
In the frequency counter, if the clock generator produces a 100 kHz system clock signal, how many decade counters are required to measure 1 Hz?
In the digital clock project, when does the PM indicator go high?
Which is not a step in strategic planning for HDL development?
In a frequency counter, what happens at high frequencies when the sampling interval is too long?
In the keypad application, just after the 4 ms mark the simulation imitates the release of the key by changing the column value back to F hex, which causes the d output to go into its Hi-Z state. On the next rising clock edge, what happens to dav?
In the frequency counter, the pulse width of the enable signal is very critical for taking an accurate frequency measurement.
A frequency counter is a circuit that can measure and display the frequency of a signal.
In the digital clock project HDL, the 1 pps signal is used as a synchronous clock for all of the counters' stages, which are synchronously cascaded.
In the digital clock project, the 60 Hz signal is sent through a Schmitt-trigger circuit to produce sine wave pulses at the rate of 60 pps.
One CASE construct inside another CASE construct is called a do-loop.
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments