In VHDL, what is a GENERATE statement?

• The start statement of a program
• Not used in VHDL or ADHL
• A way to get the computer to generate a program from a circuit diagram
• A way to tell the compiler to replicate several components