For a 4-bit parallel adder, if the carry-in is connected to a logical HIGH, the result is:

• the same as if the carry-in is tied LOW since the least significant carry-in is ignored.
• that carry-out will always be HIGH.
• a one will be added to the final result.
• the carry-out is ignored.