Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Digital Electronics
»
Counters
Synchronous construction reduces the delay time of a counter to the delay of:
all flip-flops and gates
all flip-flops and gates after a 3 count
a single gate
a single flip-flop and a gate
Correct Answer:
a single flip-flop and a gate
← Previous Question
Next Question→
More Questions from
Counters
A BCD counter is a ________.
How many natural states will there be in a 4-bit ripple counter?
What is the difference between a 7490 and a 7493?
Which of the following statements best describes the operation of a synchronous up-/down-counter?
Which of the following is an invalid output state for an 8421 BCD counter?
How can a digital one-shot be implemented using HDL?
A modulus-10 counter must have ________.
Why can a synchronous counter operate at a higher frequency than a ripple counter?
The terminal count of a typical modulus-10 binary counter is ________.
What is the difference between combinational logic and sequential logic?
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments