Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Take Free Test
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Take Free Test
Home
»
Digital Electronics
»
Programmable Logic Device
The GAL chip uses an EEPROM array that is erasable and reprogrammable at least 1000 times.
True
False
Correct Answer:
False
← Previous Question
Next Question→
More Questions from
Programmable Logic Device
In a PLD, a blown fuse at an OR gate is a LOW and a blown fuse at an AND gate is a HIGH.
The schematic editor allows you to connect with predefined logic symbols.
Gate arrays are ULSI circuits that offer hundreds of thousands of gates.
The MAX+PLUS II compiler will automatically program a macrocell to borrow up to six product terms from each of three adjacent macrocells in the same LAB.
VHDL code is divided into three sections: library declaration, entity declaration, and architecture body.
The JTAG signals are named TDI, TDO, TMS, and TCK.
A GAL is a programmable/reprogrammable PAL.
A PAL consists of an array of fixed AND gates that are connected to a programmable array of OR gates.
Schematic capture is a process performed by PLD software.
An expensive form of programmable logic is SPLD.
Discussion & Comments
No comments yet. Be the first to comment!
Posting…
Name
Comment
Post Comment
Join Discussion
Discussion & Comments