Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Take Free Test
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Take Free Test
Home
»
Digital Electronics
»
Programmable Logic Device
A PAL consists of an array of fixed AND gates that are connected to a programmable array of OR gates.
True
False
Correct Answer:
False
← Previous Question
Next Question→
More Questions from
Programmable Logic Device
Schematic capture is a process performed by PLD software.
An expensive form of programmable logic is SPLD.
The GAL16V8 has eight dedicated input pins.
PLDs did not gain widespread acceptance with digital until the mid-1980s, when a device called a PAL was introduced.
In the FLEX10K device, the LE can produce two outputs to drive local (LAB) and global (fast track) interconnects on the chip.
Xilinx software uses triangular symbols called buffers to define pins as input or output.
The architecture of a PAL differs slightly from that of a PROM.
The Altera FLEX10K family uses a look-up table (LUT) architecture.
Generally, PLDs can be described as being one of four different types.
Altera Corporation and Xilinx Corporation are the two leading PLD manufacturers.
Discussion & Comments
No comments yet. Be the first to comment!
Posting…
Name
Comment
Post Comment
Join Discussion
Discussion & Comments