Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Electronics
»
Sequential Logic Circuits
Synchronous counters eliminate the delay problems encountered with asynchronous (ripple) counters because the:
input clock pulses are applied only to the first and last stages
input clock pulses are applied only to the last stage
input clock pulses are not used to activate any of the counter stages
input clock pulses are applied simultaneously to each stage
Correct Answer:
input clock pulses are applied simultaneously to each stage
← Previous Question
Next Question→
More Questions from
Sequential Logic Circuits
Which type of device may be used to interface a parallel data format with external equipment's serial format?
What is meant by parallel-loading the register?
An asynchronous decade counter increases its value by ten for each clock pulse.
A multiplexed display circuit uses a technique called time division modulation.
The serial-in, parallel-out shift register transfers data from one parallel data bus to another parallel data bus one bit at a time across a single line.
Counters are common components in digital clocks.
In an asynchronous counter, each state is clocked by the same pulse.
Asynchronous inputs will cause the flip-flop to respond immediately with regard to the clock input.
A serial-in, serial-out shift register transfers data from one line of a parallel bus to another line one bit at a time.
A parallel-in, serial-out shift register enters all data bits simultaneously and transfers them out one bit at a time.
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments