Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Home
»
Electronics
»
Field Effect Transistors (FET)
Using voltage-divider biasing, what is the voltage at the gate VGS?
5.2 V
4.2 V
3.2 V
2.2 V
Correct Answer:
5.2 V
← Previous Question
Next Question→
More Questions from
Field Effect Transistors (FET)
The type of bias most often used with E-MOSFET circuits is:
When VGS = 0 V, a JFET is:
When applied input voltage varies the resistance of a channel, the result is called:
Which JFET configuration would connect a high-resistance signal source to a low-resistance load?
What is the transconductance of an FET when △ID = 1 mA and △VGS = 1 V?
In the constant-current region, how will the IDS change in an n-channel JFET?
When an input signal reduces the channel size, the process is called:
The overall input capacitance of a dual-gate D-MOSFET is lower because the devices are usually connected:
In an n-channel JFET, what will happen at the pinch-off voltage?
IDSS can be defined as:
Discussion & Comments
No comments yet. Be the first to comment!
Name:
Comment:
Post Comment
Join Discussion
Discussion & Comments