Discussion
Home ‣ Digital Electronics ‣ Digital System Projects Using HDL Comments
- Question
In the frequency counter, the pulse width of the enable signal is very critical for taking an accurate frequency measurement.
Options- A. True
- B. False
- Correct Answer
- True
- 1. A ________ is a testing and troubleshooting tool that generates a short-duration pulse when manually activated, usually by depressing a push button.
Options- A. cattle prod
- B. jimmy rod
- C. logic pulser
- D. bilateral switch Discuss
- 2. Propagation delay is important because ________.
Options- A. the logic gates must be given a short break during each clock cycle or else they will overheat
- B. it limits the maximum operating frequency of a gate
- C. it is a measure of how long the clock must be applied to the gate before it will make the required decision
- D. all the gates in a system must have the same propagation times in order to be compatible Discuss
- 3. ________ is about twice as fast as P-MOS.
Options- A. CMOS
- B. DMOS
- C. MOD
- D. N-MOS Discuss
- 4. An open-collector TTL gate ________.
Options- A. can source current but cannot sink current
- B. can sink current but cannot source current
- C. cannot source or sink current
- D. can sink more current than a standard TTL gate Discuss
- 5. P-MOS and N-MOS ________.
Options- A. represent MOSFET devices utilizing either P-channel or N-channel devices exclusively within a given gate
- B. are enhancement-type CMOS devices used to produce a series of high-speed logic known as 74HC
- C. represent positive and negative MOS-type devices that can be operated from differential power supplies and are compatible with operational amplifiers
- D. None of the above are. Discuss
- 6. A frequency counter is a circuit that can measure and display the frequency of a signal.
Options- A. True
- B. False Discuss
- 7. In the digital clock project HDL, the 1 pps signal is used as a synchronous clock for all of the counters' stages, which are synchronously cascaded.
Options- A. True
- B. False Discuss
- 8. In the digital clock project, the 60 Hz signal is sent through a Schmitt-trigger circuit to produce sine wave pulses at the rate of 60 pps.
Options- A. True
- B. False Discuss
- 9. One CASE construct inside another CASE construct is called a do-loop.
Options- A. True
- B. False Discuss
- 10. In HDL when a circuit is simulated on a computer, the designer must create all the different scenarios that will be experienced by the actual circuit and must also know the proper response to those inputs.
Options- A. True
- B. False Discuss
Digital System Projects Using HDL problems
Search Results
Correct Answer: logic pulser
Correct Answer: the logic gates must be given a short break during each clock cycle or else they will overheat
Correct Answer: N-MOS
Correct Answer: can sink current but cannot source current
Correct Answer: represent MOSFET devices utilizing either P-channel or N-channel devices exclusively within a given gate
Correct Answer: True
Correct Answer: True
Correct Answer: False
Correct Answer: False
Correct Answer: True
Comments
There are no comments.More in Digital Electronics:
Programming
Copyright ©CuriousTab. All rights reserved.