Discussion
Home ‣ Digital Electronics ‣ Integrated-Circuit Logic Families Comments
- Question
The upper transistor of a totem-pole output is OFF when the gate output is low.
Options- A. True
- B. False
- Correct Answer
- True
- 1. ECL gates are noted for their high frequency capability and small output voltage swing.
Options- A. True
- B. False Discuss
- 2. The logic family with the highest maximum clock frequency is HS-TTL.
Options- A. True
- B. False Discuss
- 3. The dc noise margins calculated using the proper values from a standard TTL data sheet are the worst-case margins. The typical dc noise margins are usually somewhat higher.
Options- A. True
- B. False Discuss
- 4. The data sheet for the 74 series of TTL ICs shows that Vcc has a range of 4.5 V to 5.5 V.
Options- A. True
- B. False Discuss
- 5. The noise margin for TTL is 0.8 V.
Options- A. True
- B. False Discuss
- 6. The major advantage of TTL logic circuits over CMOS is lower propagation delay.
Options- A. True
- B. False Discuss
- 7. The principal advantage of MOS ICs over TTL ICs is their fast operating speed.
Options- A. True
- B. False Discuss
- 8. Due to the extremely low power requirements of CMOS logic circuits, any number of CMOS and TTL gates can be interconnected.
Options- A. True
- B. False Discuss
- 9. Most TTL gates use the totem-pole output arrangement.
Options- A. True
- B. False Discuss
- 10. The output current capability for a HIGH output condition is called a source current.
Options- A. True
- B. False Discuss
Integrated-Circuit Logic Families problems
Search Results
Correct Answer: True
Correct Answer: False
Correct Answer: True
Correct Answer: False
Correct Answer: False
Correct Answer: True
Correct Answer: False
Correct Answer: False
Correct Answer: True
Correct Answer: True
Comments
There are no comments.More in Digital Electronics:
Programming
Copyright ©CuriousTab. All rights reserved.