3. Using the CPLD design environment, we can simulate any combinations of inputs and observe the resulting output to check for proper circuit operation.
7. A parity checker is constructed in the same way as a parity generator, except that in a 4-bit system there must be five inputs, and the output is used as the error indicator.