Discussion
Home ‣ Digital Electronics ‣ Shift Registers Comments
- Question
A Johnson counter, constructed with N flip-flops, has how many unique states?
Options- A. N
- B. 2N
- C. 2N
- D. N2
- Correct Answer
- 2N
- 1. A type of shift register that requires access to the Q outputs of all stages is ________.
Options- A. parallel in/serial out
- B. serial in/parallel out
- C. serial in/serial out
- D. a bidirectional shift register Discuss
- 2. The ring and Johnson shift counters are uncommon circuits that are similar to synchronous counters.
Options- A. True
- B. False Discuss
- 3. A stage is two storage elements in a register.
Options- A. True
- B. False Discuss
- 4. In a 74164 8-bit shift register, in order for the parallel data output to be synchronously loaded on the negative clock edge, the parallel enable input is LOW.
Options- A. True
- B. False Discuss
- 5. Parallel load means to load all flip-flops at the same time.
Options- A. True
- B. False Discuss
- 6. Assume a LOW logic level is placed on the SHIFT/LOAD input of a 74195 shift register. The output will change ________.
Options- A. immediately
- B. if the CLOCK is also LOW
- C. on the next clock leading edge
- D. depending on the J and K inputs Discuss
- 7. A 4-bit ring counter is loaded with a single 1. The frequency of any given output is ________.
Options- A. the same as the clock
- B. twice the clock frequency
- C. one-half the clock frequency
- D. one-fourth the clock frequency Discuss
- 8. Assume a 4-bit Johnson counter is initially cleared. After the first clock pulse the output is 0001. After the next clock pulse the output will be ________.
Options- A. 0011
- B. 0010
- C. 1000
- D. 0110 Discuss
- 9. A type of shift register in which the Q or Q output of one stage is not connected to the input of the next stage is ________.
Options- A. parallel in/serial out
- B. serial in/parallel out
- C. serial in/serial out
- D. parallel in/parallel out Discuss
- 10. An 8-bit serial in/parallel out shift register is clocked at 4 MHz and is used to delay a serial digital signal by 1.25 µs. The output that has the proper delay is ________.
Options- A. QE
- B. QF
- C. QG
- D. QH Discuss
Shift Registers problems
Search Results
Correct Answer: serial in/parallel out
Correct Answer: False
Correct Answer: False
Correct Answer: False
Correct Answer: True
Correct Answer: on the next clock leading edge
Correct Answer: one-fourth the clock frequency
Correct Answer: 0011
Correct Answer: parallel in/parallel out
Correct Answer: QE
Comments
There are no comments.More in Digital Electronics:
Programming
Copyright ©CuriousTab. All rights reserved.