Home » Digital Electronics » Shift Registers

An 8-bit serial in/parallel out shift register is clocked at 4 MHz and is used to delay a serial digital signal by 1.25 µs. The output that has the proper delay is ________.

Correct Answer: QE

← Previous Question Next Question→

Discussion & Comments

No comments yet. Be the first to comment!
Join Discussion