Home » Digital Electronics » Shift Registers

Assume an 8-bit serial in/parallel out shift register needs to be cleared but has no clear input. How many clock cycles are required before a zero applied to the input appears on the QH output?

Correct Answer: 8

← Previous Question

More Questions from Shift Registers

Discussion & Comments

No comments yet. Be the first to comment!
Join Discussion