logo

CuriousTab

CuriousTab

Discussion


Home Digital Electronics Counters Comments

  • Question
  • A 4-bit up/down binary counter is in the DOWN mode and in the 1100 state. To what state does the counter go on the next clock pulse?


  • Options
  • A. 1101
  • B. 1011
  • C. 1111
  • D. 0000

  • Correct Answer
  • 1011 


  • Counters problems


    Search Results


    • 1. What is meant by parallel load of a counter?

    • Options
    • A. Each FF is loaded with data on a separate clock.
    • B. The counter is cleared.
    • C. All FFs are preset with data.
    • Discuss
    • 2. A 12 MHz clock frequency is applied to a cascaded counter containing a modulus-5 counter, a modulus-8 counter, and a modulus-10 counter. The lowest output frequency possible is ________.

    • Options
    • A. 10 kHz
    • B. 20 kHz
    • C. 30 kHz
    • D. 60 kHz
    • Discuss
    • 3. A multiplexed display being driven by a logic circuit:

    • Options
    • A. accepts data inputs from one line and passes this data to multiple output lines
    • B. accepts data inputs from several lines and allows one of them at a time to pass to the output
    • C. accepts data inputs from multiple lines and passes this data to multiple output lines
    • D. accepts data inputs from several lines and multiplexes this input data to four BCD lines
    • Discuss
    • 4. Which of the following groups of logic devices would be the minimum required for a MOD-64 synchronous counter?

    • Options
    • A. Five flip-flops, three AND gates
    • B. Seven flip-flops, five AND gates
    • C. Four flip-flops, ten AND gates
    • D. Six flip-flops, four AND gates
    • Discuss
    • 5. Which segments of a seven-segment display would be required to be active to display the decimal digit 2?

    • Options
    • A. a, b, d, e, and g
    • B. a, b, c, d, and g
    • C. a, c, d, f, and g
    • D. a, b, c, d, e, and f
    • Discuss
    • 6. How many different states does a 2-bit asynchronous counter have?

    • Options
    • A. 1
    • B. 2
    • C. 4
    • D. 8
    • Discuss
    • 7. Synchronous construction reduces the delay time of a counter to the delay of:

    • Options
    • A. all flip-flops and gates
    • B. all flip-flops and gates after a 3 count
    • C. a single gate
    • D. a single flip-flop and a gate
    • Discuss
    • 8. A BCD counter is a ________.

    • Options
    • A. binary counter
    • B. full-modulus counter
    • C. decade counter
    • D. divide-by-10 counter
    • Discuss
    • 9. How many natural states will there be in a 4-bit ripple counter?

    • Options
    • A. 4
    • B. 8
    • C. 16
    • D. 32
    • Discuss
    • 10. What is the difference between a 7490 and a 7493?

    • Options
    • A. 7490 is a MOD-10, 7493 is a MOD-16
    • B. 7490 is a MOD-16, 7493 is a MOD-10
    • C. 7490 is a MOD-12, 7493 is a MOD-16
    • D. 7490 is a MOD-10, 7493 is a MOD-12
    • Discuss


    Comments

    There are no comments.

Enter a new Comment