logo

CuriousTab

CuriousTab

Discussion


Home Digital Electronics Counters Comments

  • Question
  • Synchronous counters eliminate the delay problems encountered with asynchronous counters because the:


  • Options
  • A. input clock pulses are applied only to the first and last stages
  • B. input clock pulses are applied only to the last stage
  • C. input clock pulses are not used to activate any of the counter stages
  • D. input clock pulses are applied simultaneously to each stage

  • Correct Answer
  • input clock pulses are applied simultaneously to each stage 


  • Counters problems


    Search Results


    • 1. An asynchronous 4-bit binary down counter changes from count 2 to count 3. How many transitional states are required?

    • Options
    • A. None
    • B. One
    • C. Two
    • D. Fifteen
    • Discuss
    • 2. A seven-segment, common-anode LED display is designed for:

    • Options
    • A. all cathodes to be wired together
    • B. one common LED
    • C. a HIGH to turn off each segment
    • D. disorientation of segment modules
    • Discuss
    • 3. How many data bits can be stored in the register shown below?


    • Options
    • A. 5
    • B. 32
    • C. 31
    • D. 4
    • Discuss
    • 4. A 4-bit counter has a maximum modulus of ________.

    • Options
    • A. 3
    • B. 6
    • C. 8
    • D. 16
    • Discuss
    • 5. How many AND gates would be required to completely decode ALL the states of a MOD-64 counter, and how many inputs must each AND gate have?

    • Options
    • A. 128 gates, 6 inputs to each gate
    • B. 64 gates, 5 inputs to each gate
    • C. 64 gates, 6 inputs to each gate
    • D. 128 gates, 5 inputs to each gate
    • Discuss
    • 6. In an HDL ring counter, many invalid states are included in the programming by:

    • Options
    • A. using a case statement.
    • B. using an elsif statement.
    • C. including them under others.
    • D. the ser_in line.
    • Discuss
    • 7. List which pins need to be connected together on a 7493 to make a MOD-12 counter.

    • Options
    • A. 12 to 1, 11 to 3, 9 to 2
    • B. 12 to 1, 11 to 3, 12 to 2
    • C. 12 to 1, 11 to 3, 8 to 2
    • D. 12 to 1, 11 to 3, 1 to 2
    • Discuss
    • 8. A 5-bit asynchronous binary counter is made up of five flip-flops, each with a 12 ns propagation delay. The total propagation delay (tp(tot)) is ________.

    • Options
    • A. 12 ms
    • B. 24 ns
    • C. 48 ns
    • D. 60 ns
    • Discuss
    • 9. Integrated-circuit counter chips are used in numerous applications including:

    • Options
    • A. timing operations, counting operations, sequencing, and frequency multiplication
    • B. timing operations, counting operations, sequencing, and frequency division
    • C. timing operations, decoding operations, sequencing, and frequency multiplication
    • D. data generation, counting operations, sequencing, and frequency multiplication
    • Discuss
    • 10. Which of the following is an invalid state in an 8421 BCD counter?

    • Options
    • A. 0011
    • B. 1001
    • C. 1000
    • D. 1100
    • Discuss


    Comments

    There are no comments.

Enter a new Comment