logo

CuriousTab

CuriousTab

Discussion


Home Digital Electronics Digital Design Comments

  • Question
  • Is the propagation delay from the clock to the output for the 7476 the same as the delay from the set or reset to the output?


  • Options
  • A. yes
  • B. no

  • Correct Answer
  • yes 


  • Digital Design problems


    Search Results


    • 1. Which of the following circuit parameters would be most likely to limit the maximum operating frequency of a flip-flop?

    • Options
    • A. setup and hold time
    • B. clock pulse HIGH and LOW time
    • C. propagation delay time
    • D. clock transition time
    • Discuss
    • 2. What is the difference between setup time and hold time?

    • Options
    • A. Setup time occurs after the active clock edge, hold time occurs before the active clock edge.
    • B. Setup time occurs before the active clock edge, hold time occurs after the active clock edge.
    • C. Setup time and hold time both occur at the active clock edge.
    • Discuss
    • 3. A settable flip-flop's normal starting state when power is first applied to a circuit is always the ________ state.

    • Options
    • A. reset
    • B. set
    • C. toggle
    • D. dual
    • Discuss
    • 4. In the automatic reset circuit for a flip-flop, how long does it take the capacitor to completely charge?

    • Options
    • A. 1 time constant (RC)
    • B. 2 time constants (RC)
    • C. 5 time constants (RC)
    • D. 10 time constants (RC)
    • Discuss
    • 5. Look up the propagation delay from the clock to the output for the 7476. Are the HIGH-to-LOW and LOW-to-HIGH propagation delays the same?

    • Options
    • A. yes
    • B. no, tPLH = 25 ns, tPHL = 40 ns
    • C. no, tPLH = 40 ns, tPHL = 25 ns
    • D. no, tPHL = 25 ns, tPLH = 40 ns
    • Discuss
    • 6. Decoupling capacitors should be tied from VCC on one device to ground on a different device.

    • Options
    • A. True
    • B. False
    • Discuss
    • 7. The purpose of a pull-up resistor is to keep a terminal at a ________ level when it would normally be at a ________ level.

    • Options
    • A. LOW, float
    • B. HIGH, float
    • C. clock, float
    • D. pulsed, float
    • Discuss
    • 8. Why does the data sheet for the 7476 only give a minimum value for the clock pulse width (both HIGH and LOW)?

    • Options
    • A. nominal value
    • B. best-case condition
    • C. worst-case condition
    • Discuss
    • 9. A Schmitt trigger:

    • Options
    • A. has two trip points
    • B. is a zero crossing detector
    • C. has positive feedback
    • D. has two trip points and positive feedback
    • Discuss
    • 10. A Schmitt trigger has VT+ = 2.0 V and VT? = 1.2 V. What is the hysteresis voltage of the Schmitt trigger?

    • Options
    • A. 0.4 volt
    • B. 0.6 volt
    • C. 0.8 volt
    • D. 1.2 volts
    • Discuss


    Comments

    There are no comments.

Enter a new Comment