Curioustab

Home » Digital Electronics » Shift Registers

In a parallel in/parallel out shift register, D0 = 1, D1 = 1, D2 = 1, and D3 = 0. After three clock pulses, the data outputs are ________.

1110
0001
1100
1000

Correct Answer: 0001

← Previous Question Next Question→

More Questions from Shift Registers

An 8-bit serial in/serial out shift register is used with a clock frequency of 150 kHz. What is the time delay between the serial input and the Q3 output?
A sequence of equally spaced timing pulses may be easily generated by which type of counter circuit?
When an 8-bit serial in/serial out shift register is used for a 20 µs time delay, the clock frequency is ________.
Another way to connect devices to a shared data bus is to use a ________.
A 74HC195 4-bit parallel access shift register can be used for ________.
The primary purpose of a three-state buffer is usually:
In a 4-bit Johnson counter sequence there are a total of how many states, or bit patterns?
Computers operate on data internally in a ________ format.
Which is not characteristic of a shift register?
A ferromagnetic material is one that forms a resistance to magnetic fields.

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion