Curioustab

Home » Digital Electronics » Shift Registers

The bit sequence 0010 is serially entered (right-most bit first) into a 4-bit parallel out shift register that is initially clear. What are the Q outputs after two clock pulses?

0000
0010
1000
1111

Correct Answer: 1000

← Previous Question Next Question→

More Questions from Shift Registers

If a 10-bit ring counter has an initial state 1101000000, what is the state after the second clock pulse?
What is the difference between a shift-right register and a shift-left register?
How would a latch circuit be used in a microprocessor system?
What are the three output conditions of a three-state buffer?
When is it important to use a three-state buffer?
When the output of a tristate shift register is disabled, the output level is placed in a:
To operate correctly, starting a ring shift counter requires:
The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains ________.
The bit sequence 10011100 is serially entered (right-most bit first) into an 8-bit parallel out shift register that is initially clear. What are the Q outputs after four clock pulses?
Assume that a 4-bit serial in/serial out shift register is initially clear. We wish to store the nibble 1100. What will be the 4-bit pattern after the second clock pulse? (Right-most bit first.)

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion