Curioustab

Home » Digital Electronics » Shift Registers

An 8-bit serial in/serial out shift register is used with a clock frequency of 2 MHz to achieve a time delay (td) of ________.

16 µs
8 µs
4 µs
2 µs

Correct Answer: 4 µs

← Previous Question Next Question→

More Questions from Shift Registers

A bidirectional 4-bit shift register is storing the nibble 1110. Its input is LOW. The nibble 0111 is waiting to be entered on the serial data-input line. After two clock pulses, the shift register is storing ________.
The bit sequence 0010 is serially entered (right-most bit first) into a 4-bit parallel out shift register that is initially clear. What are the Q outputs after two clock pulses?
If a 10-bit ring counter has an initial state 1101000000, what is the state after the second clock pulse?
What is the difference between a shift-right register and a shift-left register?
How would a latch circuit be used in a microprocessor system?
What are the three output conditions of a three-state buffer?
When is it important to use a three-state buffer?
When the output of a tristate shift register is disabled, the output level is placed in a:
To operate correctly, starting a ring shift counter requires:
The group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains ________.

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion