Home » Digital Electronics » MSI Logic Circuits

Determine the correct output for the multiplexer and its associated timing diagram given below.

Correct Answer: Yd

← Previous Question Next Question→

More Questions from MSI Logic Circuits

A 16-input multiplexer is to be used to perform parallel-to-serial data conversion. Which of the following counters would be required to provide the data select inputs?
There appears to be a problem with a 7-segment display on a DMM sometimes skipping certain numbers. How would you test the display?
How is the number one (1) indicated on the outputs of a 7447 BCD-to-seven-segment code converter?
What is the HDL key issue in the design of the MUX and DEMUX?
One can safely state that the output lines for a demultiplexer are under the direct control of the:
The BCD/DEC decoder shown in figure (a) is examined with a logic analyzer and the results are shown in the waveforms in figure (b). What, if anything, is wrong with the circuit?
Why are control inputs included in an HDL magnitude comparator?
The data transmission system shown in below has a problem; the parity error output is always high. A logic analyzer is used to examine the system and shows that the DATA IN on the left matches the DATA OUT on right. What might be causing the problem?
What are the outputs of a 7485 four-bit magnitude comparator when the inputs are A = 1001 and B = 1010?
Refer to the figure given below. The logic function generator being implemented with the multiplexer in this circuit produces a constant LOW on the output. The ABC inputs are checked and appear to be pulsing; also, the 0–7 and EN inputs are checked with the scope and all appear to be at 0 V. A check with the DMM confirms that power is on. What is the problem, and what should be done to correct it?

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion