What is the HDL key issue in the design of the MUX and DEMUX?

• Having the MUX and DEMUX part of the library
• Using the case statement in the process
• Describing the functions
• Assigning signals under certain conditions