Curioustab

Home » Digital Electronics » Flip-Flops

A gated D latch does not have ________.

a clock input
an enable input
a output
steering gates

Correct Answer: a clock input

← Previous Question Next Question→

More Questions from Flip-Flops

A positive edge-triggered flip-flop will accept inputs only when the clock ________.
A gated S-R flip-flop is in the hold condition whenever ________.
The postponed symbol () on the output of a flip-flop identifies it as being ________.
When the output of the NOR gate S-R flip-flop is in the HOLD state (no change), the inputs are ________.
The advantage of a J-K flip-flop over an S-R FF is that ________.
A major drawback to an latch is its ________.
The action of ________ a FF or latch is also called resetting.
The ________ is the time interval immediately following the active transition of the clock signal.
The toggle mode is the mode in which a(n) ________ changes states for each clock pulse.
Assume an latch, made from cross-coupled NAND gates, has a 0 on both inputs. The outputs will be ________.

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion