A gated S-R flip-flop is in the hold condition whenever ________.

• the Gate Enable is HIGH
• the Gate Enable is LOW
• the S and R inputs are both LOW
• the Gate Enable is HIGH and the S and R inputs are both LOW