Home » Digital Electronics » Flip-Flops

A gated S-R flip-flop is in the hold condition whenever ________.

Correct Answer: the Gate Enable is HIGH and the S and R inputs are both LOW

← Previous Question Next Question→

Discussion & Comments

No comments yet. Be the first to comment!
Join Discussion