Curioustab
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Take Free Test
Aptitude
General Knowledge
Verbal Reasoning
Computer Science
Interview
Take Free Test
Home
»
Digital Electronics
»
Flip-Flops
A gated S-R flip-flop is in the hold condition whenever ________.
the Gate Enable is HIGH
the Gate Enable is LOW
the S and R inputs are both LOW
the Gate Enable is HIGH and the S and R inputs are both LOW
Correct Answer:
the Gate Enable is HIGH and the S and R inputs are both LOW
← Previous Question
Next Question→
More Questions from
Flip-Flops
The postponed symbol () on the output of a flip-flop identifies it as being ________.
When the output of the NOR gate S-R flip-flop is in the HOLD state (no change), the inputs are ________.
The advantage of a J-K flip-flop over an S-R FF is that ________.
A major drawback to an latch is its ________.
The action of ________ a FF or latch is also called resetting.
The ________ is the time interval immediately following the active transition of the clock signal.
The toggle mode is the mode in which a(n) ________ changes states for each clock pulse.
Assume an latch, made from cross-coupled NAND gates, has a 0 on both inputs. The outputs will be ________.
The term hold always means ________.
The asynchronous inputs on a J-K flip-flop ________.
Discussion & Comments
No comments yet. Be the first to comment!
Name
Comment
Post Comment
Join Discussion
Discussion & Comments