Curioustab

Home » Digital Electronics » Digital System Projects Using HDL

In the digital clock project, a 60 pps input is transformed into a 1 pps timing signal. The block is called ________.

a BCD counter
a MOD-60 counter
frequency divider
frequency prescaling

Correct Answer: frequency prescaling

← Previous Question Next Question→

More Questions from Digital System Projects Using HDL

In a real project, the first step of definition often involves some ________ on the part of the project manager.
A frequency counter ________ a signal.
When coming up with a strategy for dividing the overall project into manageable-size pieces one must ________.
The full-step sequence of a stepper motor always has two coils energized in any state of the sequence and typically causes ________ of shaft rotation per step.
In the keypad encoder, the ________ must hold in its current state until a key is released.
In the frequency counter, the length of time for the ________ to be enabled can be selected with the range select input.
The stepper motor HDL will ignore its counter inputs and pass control inputs directly to the output when set in mode ________.
The major blocks of the frequency counter are the counter, ________, decoder/display, and the timing and control unit.
In the digital clock project HDL code, the MOD-12 counter is using ________.
In the digital clock project, when it is 11:59:59, AND gate 1 detects that the tens of hours is 1 and the enable input is active. On the next clock pulse the AM/PM flip-flop will ________.

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion