Curioustab

Home » Electronics » Sequential Logic Circuits

Synchronous construction reduces the delay time of a counter to the delay of __________.

all flip-flops and gates
a single flip-flop and a gate
all flip-flops and gates after a 3 count
a single gate

Correct Answer: a single flip-flop and a gate

← Previous Question Next Question→

More Questions from Sequential Logic Circuits

Ring and johnson counters are _______.
A sequence of equally spaced timing pulses may be easily generated by a(n) __________.
When two counters are cascaded, the overall mod number is equal to the __________ of their individual mod numbers.
The mod-10 counter is also referred to as a ________ counter.
A 4-bit PISO shift register that receives 4 bits of parallel data will shift to the ________ by ________ position(s) for each clock pulse.

Discussion & Comments

No comments yet. Be the first to comment!

Join Discussion