CuriousTab
Search
CuriousTab
Home
Aptitude
Computer
C Programming
C# Programming
C++ Programming
Database
Java Programming
Networking
Engineering
Biochemical Engineering
Biochemistry
Biotechnology
Chemical Engineering
Civil Engineering
Computer Science
Digital Electronics
Electrical Engineering
Electronics
Electronics and Communication Engineering
Mechanical Engineering
Microbiology
Technical Drawing
GK
Current Affairs
General Knowledge
Reasoning
Data Interpretation
Logical Reasoning
Non Verbal Reasoning
Verbal Ability
Verbal Reasoning
Exams
AIEEE
Bank Exams
CAT
GATE
IIT JEE
TOEFL
Jobs
Analyst
Bank PO
Database Administrator
IT Trainer
Network Engineer
Project Manager
Software Architect
Discussion
Home
‣
Digital Electronics
‣
Digital System Projects Using HDL
Comments
Question
In the frequency counter, the control clock is derived from the ________ by frequency dividers controlled in the control and timing block.
Options
A. BCD counters
B. system clock signal
C. display register
D. decoder/display
Correct Answer
system clock signal
Digital System Projects Using HDL problems
Search Results
1. Each ________, starting at the simplest level, should be built in HDL.
Options
A. subsystem
B. block
C. circuit
D. function
Show Answer
Scratch Pad
Discuss
Correct Answer: subsystem
2. In the digital clock project, the 1 pps signal is used as a synchronous clock for all of the counter stages, which are ________.
Options
A. advanced BCD counters
B. MOD-6 counters
C. synchronous cascaded
D. 1 pulse per second
Show Answer
Scratch Pad
Discuss
Correct Answer: synchronous cascaded
3. One aspect of project planning and management is the selection of ________ that will best fit the application.
Options
A. hardware platform
B. software
C. personnel
D. time
Show Answer
Scratch Pad
Discuss
Correct Answer: hardware platform
4. In the digital clock design, the hours section is different from the seconds and minutes section in that it never goes to ________.
Options
A. the 0 state
B. 13
C. the ring counter
D. the BCD counter
Show Answer
Scratch Pad
Discuss
Correct Answer: the 0 state
5. In the keypad encoder, just after the 4 ms mark, the simulation initiates the release of the key by changing the column value to ________, which causes the d output to go into its Hi-Z state.
Options
A. 0 hex
B. 4 hex
C. 8 hex
D. F hex
Show Answer
Scratch Pad
Discuss
Correct Answer: F hex
6. The flash method of analog-to-digital conversion uses comparators that compare reference voltages with the analog input voltage.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
7. Digital signal processing must be at least half as fast as the incoming signal to be processed.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: False
8. Digital filtering is faster than analog filtering.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: False
9. The flash converter is the fastest analog-to-digital conversion method.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
10. Offset is the characteristic of a DAC defined by the absence of any incorrect step reversals.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: False
Comments
There are no comments.
Enter a new Comment
Save
More in Digital Electronics:
Boolean Algebra and Logic Simplification
Code Converters and Multiplexers
Combinational Logic Analysis
Combinational Logic Circuits
Computers
Counters
Describing Logic Circuits
Digital Arithmetic Operations and Circuits
Digital Concepts
Digital Design
Digital Signal Processing
Digital System Projects Using HDL
Ex-OR and Ex-NOR Gates
Flip-Flops
Integrated-Circuit Logic Families
Integrated Circuit Technologies
Interfacing to the Analog World
Logic Families and Their Characteristics
Logic Gates
Memory and Storage
Microprocessor Fundamentals
MSI Logic Circuits
Multivibrators and 555 Timer
Number Systems and Codes
Programmable Logic Device
Shift Registers
Signals and Switches
The 8051 Microcontroller