CuriousTab
CuriousTab
Home
Aptitude
Computer
C Programming
C# Programming
C++ Programming
Database
Java Programming
Networking
Engineering
Biochemical Engineering
Biochemistry
Biotechnology
Chemical Engineering
Civil Engineering
Computer Science
Digital Electronics
Electrical Engineering
Electronics
Electronics and Communication Engineering
Mechanical Engineering
Microbiology
Technical Drawing
GK
Current Affairs
General Knowledge
Reasoning
Data Interpretation
Logical Reasoning
Non Verbal Reasoning
Verbal Ability
Verbal Reasoning
Exams
AIEEE
Bank Exams
CAT
GATE
IIT JEE
TOEFL
Jobs
Analyst
Bank Clerk
Bank PO
Database Administrator
IT Trainer
Network Engineer
Project Manager
Software Architect
Discussion
Home
‣
Digital Electronics
‣
Integrated-Circuit Logic Families
See What Others Are Saying!
Question
________ output levels would
not
be a valid LOW for a TTL gate.
Options
A. 0.2 V
B. 0.3 V
C. 0.5 V
D. All of the above.
Correct Answer
All of the above.
More questions
1. Fan-out for a typical TTL gate is ________.
Options
A. 100
B. 54
C. 10
D. 4
Show Answer
Scratch Pad
Discuss
Correct Answer: 10
2. 15
10
= 1111
2
= F
16
= 00010101 BCD
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
3. An asynchronous binary up counter, made from a series of leading edge-triggered flip-flops, can be changed to a down counter by ________.
Options
A. taking the output on the other side of the flip-flops (
instead of Q)
B. clocking of each succeeding flip-flop from the other side (
instead of Q)
C. changing the flip-flops to trailing edge triggering
D. all of the above
Show Answer
Scratch Pad
Discuss
Correct Answer: all of the above
4. The 1's complement of 10011101 is ________.
Options
A. 01100010
B. 10011110
C. 01100001
D. 01100011
Show Answer
Scratch Pad
Discuss
Correct Answer: 01100010
5. VHDL code is divided into three sections: library declaration, entity declaration, and architecture body.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
6. If an input is activated by a signal transition, it is ________.
Options
A. hair-triggered
B. line-triggered
C. pulse-triggered
D. edge-triggered
Show Answer
Scratch Pad
Discuss
Correct Answer: edge-triggered
7. In the digital clock project, when it is 11:59:59, AND gate 1 detects that the tens of hours is 1 and the edge trigger clock moves the display to 12:00:00.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: False
8. Manufacturers of computers utilize 3-bit codes to indicate operations or instructions.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: False
9. When an open occurs on the input of a CMOS gate, the output will ________.
Options
A. go LOW, because there is no current in an open circuit
B. react as if the open input were a HIGH
C. go HIGH, since full voltage appears across an open
D. be unpredictable; it may go HIGH or LOW
Show Answer
Scratch Pad
Discuss
Correct Answer: be unpredictable; it may go HIGH or LOW
10. The inverter can be produced with how many NAND gates?
Options
A. 1
B. 2
C. 3
D. 4
Show Answer
Scratch Pad
Discuss
Correct Answer: 1
Comments
There are no comments.
Enter a new Comment
Save
More in Digital Electronics:
Boolean Algebra and Logic Simplification
Code Converters and Multiplexers
Combinational Logic Analysis
Combinational Logic Circuits
Computers
Counters
Describing Logic Circuits
Digital Arithmetic Operations and Circuits
Digital Concepts
Digital Design
Digital Signal Processing
Digital System Projects Using HDL
Ex-OR and Ex-NOR Gates
Flip-Flops
Integrated-Circuit Logic Families
Integrated Circuit Technologies
Interfacing to the Analog World
Logic Families and Their Characteristics
Logic Gates
Memory and Storage
Microprocessor Fundamentals
MSI Logic Circuits
Multivibrators and 555 Timer
Number Systems and Codes
Programmable Logic Device
Shift Registers
Signals and Switches
The 8051 Microcontroller