Discussion
Home ‣ Digital Electronics ‣ Programmable Logic Device Comments
- Question
An application program in the development software package that controls the operation of the software is called a ________.
Options- A. compiler
- B. bed-of-nails
- C. boundary scan
- D. primitive
- Correct Answer
- compiler
- 1. The MAX+PLUS II compiler will automatically program a macrocell to borrow up to ________ product terms from each of the 3 adjacent macrocells in the same LAB.
Options- A. 4
- B. 5
- C. 6
- D. 7 Discuss
- 2. A unit of logic in an FPGA that is made up of multiple smaller logic modules and a local programmer interconnect that is used to connect internal logic modules is called a ________.
Options- A. bed-of-nails
- B. boundary scan
- C. CLB
- D. CPLD Discuss
- 3. Most FPGA logic modules utilize a(n) ________ approach to create the desired logic functions.
Options- A. AND array
- B. Look-up table
- C. OR array
- D. AND and OR array Discuss
- 4. ________ is a mature technology consisting of numerous subfamilies that have been developed over many years of use.
Options- A. TTL
- B. CMOS
- C. ECL
- D. None of the above Discuss
- 5. Using a hardware solution for a digital system is always ________ than a software solution.
Options- A. slower
- B. harder
- C. easier
- D. faster Discuss
- 6. The ________ can generate any possible logic function of the input variables because it generates every possible AND product term.
Options- A. GAL
- B. SOP
- C. PROM
- D. LAB Discuss
- 7. The major structures in the MAX7000S are the ________ and ________.
Options- A. LUT, PIA
- B. FMUX, LAB
- C. LAB, PIA
- D. LUT, FMUX Discuss
- 8. The process or sequence of all operations carried out to ultimately program a target device is called the ________.
Options- A. graphic entry
- B. LAB
- C. downloading
- D. design flow Discuss
- 9. Full custom ICs can operate at ________ and require the ________.
Options- A. lowest speed, largest die area
- B. lowest speed, smallest die area
- C. highest speed, largest die area
- D. highest speed, smallest die area Discuss
- 10. The Boolean expression AB + CD is an example of ________.
Options- A. PAL
- B. GAL
- C. SOP
- D. POS Discuss
Programmable Logic Device problems
Search Results
Correct Answer: 5
Correct Answer: CLB
Correct Answer: Look-up table
Correct Answer: TTL
Correct Answer: faster
Correct Answer: PROM
Correct Answer: LAB, PIA
Correct Answer: design flow
Correct Answer: highest speed, smallest die area
Correct Answer: SOP
Comments
There are no comments.More in Digital Electronics:
Programming
Copyright ©CuriousTab. All rights reserved.