Discussion
Home ‣ Digital Electronics ‣ Programmable Logic Device See What Others Are Saying!
- Question
The MAX+PLUS II compiler will automatically program a macrocell to borrow up to ________ product terms from each of the 3 adjacent macrocells in the same LAB.
Options- A. 4
- B. 5
- C. 6
- D. 7
- Correct Answer
- 5
- 1. The time from the beginning of a read cycle to the point when the data output is valid is called propagation delay.
Options- A. True
- B. False Discuss
- 2. A GAL22V10 ________.
Options- A. has up to 32 inputs and 10 outputs
- B. is a type of SPLD
- C. has 10 inputs and 22 outputs
- D. is downloadable from the manufacturer's Web site Discuss
- 3. If the resistor in the Schmitt trigger astable multivibrator is a variable resistor, what part of the output voltage waveform will change when the resistance is changed?
Options- A. the shape of the waveform
- B. the amplitude of the waveform
- C. the period of the waveform
- D. none of the above Discuss
- 4. Which statement BEST describes the operation of a negative-edge-triggered D flip-flop?
Options- A. The logic level at the D input is transferred to Q on NGT of CLK.
- B. The Q output is ALWAYS identical to the CLK input if the D input is HIGH.
- C. The Q output is ALWAYS identical to the D input when CLK = PGT.
- D. The Q output is ALWAYS identical to the D input. Discuss
- 5. List which pins need to be connected together on a 7492 to make a MOD-12 counter.
Options- A. 1 to 12, 11 to 6, 9 to 7
- B. 1 to 12, 12 to 6, 11 to 7
- C. 1 to 12, 9 to 6, 8 to 7
- D. 1 to 12 Discuss
- 6. Full adder results are typically stored in registers.
Options- A. True
- B. False Discuss
- 7. Synchronous counters eliminate the delay problems encountered with asynchronous counters because the:
Options- A. input clock pulses are applied only to the first and last stages
- B. input clock pulses are applied only to the last stage
- C. input clock pulses are not used to activate any of the counter stages
- D. input clock pulses are applied simultaneously to each stage Discuss
- 8. If two inputs are active on a priority encoder, which will be coded on the output?
Options- A. the higher value
- B. the lower value
- C. neither of the inputs
- D. both of the inputs Discuss
- 9. When data input I6 of a 74148 octal-to-binary encoder is active, the data output is ________.
Options- A.
- B.
- C.
- D.
Discuss
- 10. The implementation of simplified sum-of-products expressions may be easily implemented into actual logic circuits using all universal ________ gates with little or no increase in circuit complexity. (Select the response for the blank space that will BEST make the statement true.)
Options- A. AND/OR
- B. NAND
- C. NOR
- D. OR/AND Discuss
More questions
Correct Answer: False
Correct Answer: is a type of SPLD
Correct Answer: the period of the waveform
Correct Answer: The logic level at the D input is transferred to Q on NGT of CLK.
Correct Answer: 1 to 12
Correct Answer: True
Correct Answer: input clock pulses are applied simultaneously to each stage
Correct Answer: the higher value
Correct Answer:
Correct Answer: NAND
Comments
There are no comments.More in Digital Electronics:
Programming
Copyright ©CuriousTab. All rights reserved.