A unit of logic in an FPGA that is made up of multiple smaller logic modules and a local programmer interconnect that is used to connect internal logic modules is called a ________.
Options
A. bed-of-nails
B. boundary scan
C. CLB
D. CPLD
Correct Answer
CLB
More questions
1. How are the statements between BEGIN and END not evaluated in VHDL?