Discussion
Home ‣ Digital Electronics ‣ Programmable Logic Device Comments
- Question
The hard core portions of FPGAs are reprogrammable in the field.
Options- A. True
- B. False
- Correct Answer
- False
- 1. A PAL uses a programmable OR array followed by a fixed AND array.
Options- A. True
- B. False Discuss
- 2. The programming technologies that are used in CPLD devices are all nonvolatile.
Options- A. True
- B. False Discuss
- 3. The GAL22V10 has 12 outputs pins and 10 input pins.
Options- A. True
- B. False Discuss
- 4. The FPLA has a programmable AND array and a programmable OR array.
Options- A. True
- B. False Discuss
- 5. Most PAL devices have a tristate buffer driving the input pins.
Options- A. True
- B. False Discuss
- 6. The major digital system categories include Boolean logic, ASICs, and microprocessor/DSP devices.
Options- A. True
- B. False Discuss
- 7. The Boolean expression (A + B)(C + D) is an example of ________.
Options- A. LAB
- B. LUT
- C. SOP
- D. POS Discuss
- 8. A complex programmable logic device that consists of multiple SPLD arrays with programmable interconnections is called a ________.
Options- A. bed-of-nails
- B. boundary scan
- C. CLB
- D. CPLD Discuss
- 9. The GAL16V8 has architecture that is very similar to the ________ device.
Options- A. PAL
- B. PROM
- C. PLD
- D. SPLD Discuss
- 10. The field programmable logic array was the first ________ programmable logic device.
Options- A. understandable
- B. logic array
- C. multifunction
- D. nonmemory Discuss
Programmable Logic Device problems
Search Results
Correct Answer: False
Correct Answer: True
Correct Answer: False
Correct Answer: True
Correct Answer: False
Correct Answer: False
Correct Answer: POS
Correct Answer: CPLD
Correct Answer: PAL
Correct Answer: nonmemory
Comments
There are no comments.More in Digital Electronics:
Programming
Copyright ©CuriousTab. All rights reserved.