logo

CuriousTab

CuriousTab

Discussion

Home ‣ Digital Electronics ‣ Flip-Flops Comments
  • Question

  • A flip-flop operation is described as a toggle when the result after a clock is ________.


  • Options
  • A. A flip-flop operation is described as a toggle when the result after a clock is ________. change to
  • B. A flip-flop operation is described as a toggle when the result after a clock is ________. change to
  • C. A flip-flop operation is described as a toggle when the result after a clock is ________. change to
  • D. A flip-flop operation is described as a toggle when the result after a clock is ________. change to change to opposite states

  • Correct Answer
  • change to opposite states 

    • Flip-Flops problems

    Search Results

    • 1. The asynchronous inputs on a J-K flip-flop ________.

    • Options
    • A. are normally not at the active level at the same time
    • B. take precedence over the J and K inputs
    • C. do not require a clock pulse to affect the output
    • D. all of the above
      • Discuss
    • 2. The term hold always means ________.

    • Options
    • A.
    • B.
    • C.
    • D. no change
      • Discuss
    • 3. Assume an latch, made from cross-coupled NAND gates, has a 0 on both inputs. The outputs will be ________.

    • Options
    • A.
    • B.
    • C.
    • D.
      • Discuss
    • 4. The toggle mode is the mode in which a(n) ________ changes states for each clock pulse.

    • Options
    • A. logic level
    • B. flip-flop
    • C. edge-detector circuit
    • D. toggle detector
      • Discuss
    • 5. The ________ is the time interval immediately following the active transition of the clock signal.

    • Options
    • A. hold time
    • B. setup time
    • C. over-time
    • D. hang-time
      • Discuss
    • 6. The duty cycle of a 555 timer configured as a basic astable multivibrator is controlled by ________.

    • Options
    • A. one resistor
    • B. two resistors
    • C. one capacitor
    • D. a resistor and a capacitor
      • Discuss
    • 7. When both inputs of a J-K pulse-triggered FF are high and the clock cycles, the output will ________.

    • Options
    • A. be invalid
    • B. not change
    • C. remain unchanged
    • D. toggle
      • Discuss
    • 8. The J-K flip-flop is a standard building block of clocked (sequential) logic circuits known as a ________.

    • Options
    • A. FUNCTION
    • B. logic primitive
    • C. VARIABLE
    • D. PROCESS
      • Discuss
    • 9. An astable multivibrator is a circuit that ________.

    • Options
    • A. has two stable states
    • B. is free-running
    • C. produces a continuous output signal
    • D. is free-running and produces a continuous output signal
      • Discuss
    • 10. If data is brought into the J terminal and its complement to the K terminal, a J-K flip-flop operates as a(n) ________.

    • Options
    • A. S-C flip-flop
    • B. D flip-flop
    • C. gated S-C flip-flop
    • D. TOGGLE flip-flop
      • Discuss

    Comments

    There are no comments.
Enter a new Comment




Aptitude

Engineering

Programming

Reasoning

Links

Copyright ©CuriousTab. All rights reserved.