CuriousTab
CuriousTab
Home
Aptitude
Computer
C Programming
C# Programming
C++ Programming
Database
Java Programming
Networking
Engineering
Biochemical Engineering
Biochemistry
Biotechnology
Chemical Engineering
Civil Engineering
Computer Science
Digital Electronics
Electrical Engineering
Electronics
Electronics and Communication Engineering
Mechanical Engineering
Microbiology
Technical Drawing
GK
Current Affairs
General Knowledge
Reasoning
Data Interpretation
Logical Reasoning
Non Verbal Reasoning
Verbal Ability
Verbal Reasoning
Exams
AIEEE
Bank Exams
CAT
GATE
IIT JEE
TOEFL
Jobs
Analyst
Bank Clerk
Bank PO
Database Administrator
IT Trainer
Network Engineer
Project Manager
Software Architect
Discussion
Home
‣
Digital Electronics
‣
Flip-Flops
See What Others Are Saying!
Question
A gated D latch does not have ________.
Options
A. a clock input
B. an enable input
C. a
output
D. steering gates
Correct Answer
a clock input
More questions
1. On a
J-K
flip-flop, when is the flip-flop in a hold condition?
Options
A.
J
= 0,
K
= 0
B.
J
= 1,
K
= 0
C.
J
= 0,
K
= 1
D.
J
= 1,
K
= 1
Show Answer
Scratch Pad
Discuss
Correct Answer:
J
= 0,
K
= 0
2. Determine the output frequency for a frequency division circuit that contains 12 flip-flops with an input clock frequency of 20.48 MHz.
Options
A. 10.24 kHz
B. 5 kHz
C. 30.24 kHz
D. 15 kHz
Show Answer
Scratch Pad
Discuss
Correct Answer: 5 kHz
3. The symbol shown below is an AND gate.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
4. A NAND gate consists of an AND gate and an OR gate connected in series with each other.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: False
5. Gate arrays are ULSI circuits that offer hundreds of thousands of gates.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
6. How many inputs of a four-input AND gate must be HIGH in order for the output of the logic gate to go HIGH?
Options
A. any one of the inputs
B. any two of the inputs
C. any three of the inputs
D. all four inputs
Show Answer
Scratch Pad
Discuss
Correct Answer: all four inputs
7. When grouping cells within a K-map, the cells must be combined in groups of ________.
Options
A. 2s
B. 1, 2, 4, 8, etc.
C. 4s
D. 3s
Show Answer
Scratch Pad
Discuss
Correct Answer: 1, 2, 4, 8, etc.
8. What is the difference between a ring shift counter and a Johnson shift counter?
Options
A. There is no difference.
B. A ring is faster.
C. The feedback is reversed.
D. The Johnson is faster.
Show Answer
Scratch Pad
Discuss
Correct Answer: The feedback is reversed.
9. An 8-bit serial in/serial out shift register is used with a clock frequency of 2 MHz to achieve a time delay (t
d
) of ________.
Options
A. 16 µs
B. 8 µs
C. 4 µs
D. 2 µs
Show Answer
Scratch Pad
Discuss
Correct Answer: 4 µs
10. How is a strobe signal used when serially loading a shift register?
Options
A. to turn the register on and off
B. to control the number of clocks
C. to determine which output
Q
s are used
D. to determine the FFs that will be used
Show Answer
Scratch Pad
Discuss
Correct Answer: to control the number of clocks
Comments
There are no comments.
Enter a new Comment
Save
More in Digital Electronics:
Boolean Algebra and Logic Simplification
Code Converters and Multiplexers
Combinational Logic Analysis
Combinational Logic Circuits
Computers
Counters
Describing Logic Circuits
Digital Arithmetic Operations and Circuits
Digital Concepts
Digital Design
Digital Signal Processing
Digital System Projects Using HDL
Ex-OR and Ex-NOR Gates
Flip-Flops
Integrated-Circuit Logic Families
Integrated Circuit Technologies
Interfacing to the Analog World
Logic Families and Their Characteristics
Logic Gates
Memory and Storage
Microprocessor Fundamentals
MSI Logic Circuits
Multivibrators and 555 Timer
Number Systems and Codes
Programmable Logic Device
Shift Registers
Signals and Switches
The 8051 Microcontroller