logo

CuriousTab

CuriousTab

Discussion

Home ‣ Digital Electronics ‣ Flip-Flops Comments
  • Question

  • A gated D latch does not have ________.


  • Options
  • A. a clock input
  • B. an enable input
  • C. a A gated D latch does not have ________. a clock input an enable input a output steering gates output
  • D. steering gates

  • Correct Answer
  • a clock input 

    • Flip-Flops problems

    Search Results

    • 1. The signal used to identify edge-triggered flip-flops is ________.

    • Options
    • A. a bubble on the clock input
    • B. an inverted "L" on the output
    • C. the letter "E" on the enable input
    • D. a triangle on the clock input
      • Discuss
    • 2. A gated S-R flip-flop goes into the CLEAR condition when ________.

    • Options
    • A. S is HIGH; R is LOW; EN is HIGH
    • B. S is LOW; R is HIGH; EN is HIGH
    • C. S is LOW; R is HIGH; EN is LOW
    • D. S is HIGH; R is LOW; EN is LOW
      • Discuss
    • 3. The point(s) on this timing diagram where the Q output of a D latch will be HIGH is/are ________.


    • Options
    • A. point 4
    • B. points 3 and 4
    • C. points 1 and 2
    • D. points 4 and 5
      • Discuss
    • 4. A retriggerable one-shot has a pulse width of 10 ms; 3 ms after being triggered, another trigger pulse is applied. The resulting output pulse will be ________ mS.

    • Options
    • A. 3
    • B. 7
    • C. 10
    • D. 13
      • Discuss
    • 5. What type of multivibrator is a latch?

    • Options
    • A. Astable
    • B. Monostable
    • C. Bistable
    • D. It depends on the type of latch.
      • Discuss
    • 6. A positive edge-triggered flip-flop will accept inputs only when the clock ________.

    • Options
    • A. is LOW
    • B. changes from HIGH to LOW
    • C. is HIGH
    • D. changes from LOW to HIGH
      • Discuss
    • 7. A gated S-R flip-flop is in the hold condition whenever ________.

    • Options
    • A. the Gate Enable is HIGH
    • B. the Gate Enable is LOW
    • C. the S and R inputs are both LOW
    • D. the Gate Enable is HIGH and the S and R inputs are both LOW
      • Discuss
    • 8. The postponed symbol () on the output of a flip-flop identifies it as being ________.

    • Options
    • A. a D flip-flop
    • B. a J-K flip-flop
    • C. pulse triggered
    • D. trailing edge-triggered
      • Discuss
    • 9. When the output of the NOR gate S-R flip-flop is in the HOLD state (no change), the inputs are ________.

    • Options
    • A. S = 1, R = 1
    • B. S = 1, R = 0
    • C. S = 0, R = 1
    • D. S = 0, R = 0
      • Discuss
    • 10. The advantage of a J-K flip-flop over an S-R FF is that ________.

    • Options
    • A. it has fewer gates
    • B. it has only one output
    • C. it has no invalid states
    • D. it does not require a clock input
      • Discuss

    Comments

    Avatar
    MichaelNam
    The content variety will be off the charts. You’ll find solo grannies flaunting their large tits and getting straight down and dirty in hardcore scenes. The particularsection is specifically popular, having a wide range of images to learn.
Enter a new Comment




Aptitude

Engineering

Programming

Reasoning

Links

Copyright ©CuriousTab. All rights reserved.