logo

CuriousTab

CuriousTab

Discussion

Home ‣ Digital Electronics ‣ Flip-Flops Comments
  • Question

  • The asynchronous inputs are normally labeled ________ and ________, and are normally active-________ inputs.


  • Options
  • A. PRE, CLR, LOW
  • B. ON, OFF, HIGH
  • C. START, STOP, LOW
  • D. SET, RESET, HIGH

  • Correct Answer
  • PRE, CLR, LOW 

    • Flip-Flops problems

    Search Results

    • 1. When the output of the NOR gate S-R flip-flop is Q = 0 and , the inputs are:

    • Options
    • A. S = 1, R = 1
    • B. S = 1, R = 0
    • C. S = 0, R = 1
    • D. S = 0, R = 0
      • Discuss
    • 2. Regardless of whether you develop a description in AHDL or VHDL, the circuit's proper operation can be verified using a ________.

    • Options
    • A. PROCESS
    • B. computer
    • C. simulator
    • D. primitive library
      • Discuss
    • 3. The major advantage of a Schmitt trigger input is that it ________.

    • Options
    • A. avoids erratic triggering
    • B. has more triggering methods
    • C. has a wider range of outputs
    • D. can be retriggered
      • Discuss
    • 4. Most people would prefer to use ________ over HDL.

    • Options
    • A. graphic descriptions
    • B. functions
    • C. VHDL
    • D. AHDL
      • Discuss
    • 5. If an input is activated by a signal transition, it is ________.

    • Options
    • A. hair-triggered
    • B. line-triggered
    • C. pulse-triggered
    • D. edge-triggered
      • Discuss
    • 6. What type of multivibrator is a latch?

    • Options
    • A. Astable
    • B. Monostable
    • C. Bistable
    • D. It depends on the type of latch.
      • Discuss
    • 7. A retriggerable one-shot has a pulse width of 10 ms; 3 ms after being triggered, another trigger pulse is applied. The resulting output pulse will be ________ mS.

    • Options
    • A. 3
    • B. 7
    • C. 10
    • D. 13
      • Discuss
    • 8. The point(s) on this timing diagram where the Q output of a D latch will be HIGH is/are ________.


    • Options
    • A. point 4
    • B. points 3 and 4
    • C. points 1 and 2
    • D. points 4 and 5
      • Discuss
    • 9. A gated S-R flip-flop goes into the CLEAR condition when ________.

    • Options
    • A. S is HIGH; R is LOW; EN is HIGH
    • B. S is LOW; R is HIGH; EN is HIGH
    • C. S is LOW; R is HIGH; EN is LOW
    • D. S is HIGH; R is LOW; EN is LOW
      • Discuss
    • 10. The signal used to identify edge-triggered flip-flops is ________.

    • Options
    • A. a bubble on the clock input
    • B. an inverted "L" on the output
    • C. the letter "E" on the enable input
    • D. a triangle on the clock input
      • Discuss

    Comments

    There are no comments.
Enter a new Comment




Aptitude

Engineering

Programming

Reasoning

Links

Copyright ©CuriousTab. All rights reserved.