logo

CuriousTab

CuriousTab

Discussion


Home Digital Electronics Flip-Flops Comments

  • Question
  • The 74121 nonretriggerable multivibrator can have the output pulse set by a single external component. This component is a(n) ________.


  • Options
  • A. capacitor
  • B. inductor
  • C. resistor
  • D. LED

  • Correct Answer
  • capacitor 


  • Flip-Flops problems


    Search Results


    • 1. An edge-triggered flip-flop can change states only when ________.

    • Options
    • A. the trigger is HIGH
    • B. the D input is HIGH
    • C. the trigger is LOW
    • D. the trigger input changes levels
    • Discuss
    • 2. The inputs on a 7474 D flip-flop are S, R, D, and CLK ________ is/are synchronous.

    • Options
    • A. Only S
    • B. S and R
    • C. Only D
    • D. All of the above.
    • Discuss
    • 3. Setup time specifies ________.

    • Options
    • A. the minimum time for the control levels to be maintained on the inputs prior to the triggering edge of the clock in order for data to be reliably clocked into the FF
    • B. the maximum time interval required for the control levels to remain on the inputs before the triggering edge of the clock in order for the data to be reliably clocked out of the FF
    • C. how long the operator has in order to get the flip-flop running before the maximum power level is exceeded
    • D. how long it takes the output to change states after the clock has transitioned
    • Discuss
    • 4. The key to edge-triggered sequential circuits in VHDL is the ________.

    • Options
    • A. ARCHITECTURE
    • B. PROCESS
    • C. FUNCTION
    • D. VARIABLE
    • Discuss
    • 5. An input which can only be accepted when an enable or trigger is present is called asynchronous.

    • Options
    • A. True
    • B. False
    • Discuss
    • 6. In VHDL, each instance of a component is given a name followed by a ________ and the name of the library primitive.

    • Options
    • A. function
    • B. signal
    • C. semicolon
    • D. colon
    • Discuss
    • 7. In synchronous systems, the exact times at which any output can change state are determined by a signal commonly called the ________.

    • Options
    • A. traffic
    • B. D
    • C. flip-flop
    • D. clock
    • Discuss
    • 8. Assume a J-K flip-flop has 1s on the J and K inputs. The next clock pulse will cause the output to ________.

    • Options
    • A. set
    • B. reset
    • C. latch
    • D. toggle
    • Discuss
    • 9. If an input is activated by a signal transition, it is ________.

    • Options
    • A. hair-triggered
    • B. line-triggered
    • C. pulse-triggered
    • D. edge-triggered
    • Discuss
    • 10. Most people would prefer to use ________ over HDL.

    • Options
    • A. graphic descriptions
    • B. functions
    • C. VHDL
    • D. AHDL
    • Discuss


    Comments

    There are no comments.

Enter a new Comment