CuriousTab
Search
CuriousTab
Home
Aptitude
Computer
C Programming
C# Programming
C++ Programming
Database
Java Programming
Networking
Engineering
Biochemical Engineering
Biochemistry
Biotechnology
Chemical Engineering
Civil Engineering
Computer Science
Digital Electronics
Electrical Engineering
Electronics
Electronics and Communication Engineering
Mechanical Engineering
Microbiology
Technical Drawing
GK
Current Affairs
General Knowledge
Reasoning
Data Interpretation
Logical Reasoning
Non Verbal Reasoning
Verbal Ability
Verbal Reasoning
Exams
AIEEE
Bank Exams
CAT
GATE
IIT JEE
TOEFL
Jobs
Analyst
Bank PO
Database Administrator
IT Trainer
Network Engineer
Project Manager
Software Architect
Discussion
Home
‣
Digital Electronics
‣
Flip-Flops
Comments
Question
The S-R flip-flop has no invalid or unused state.
Options
A. True
B. False
Correct Answer
False
Flip-Flops problems
Search Results
1. The
Q
output of a flip-flop is normally HIGH when the device is in the "CLEAR" or "RESET" state.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: False
2. The 555 timer can be used in either the astable or monostable modes.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
3. Simple gate circuits, combinational logic, and transparent
S-R
flip-flops are synchronous.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: False
4. Multivibrators must be level-triggered.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: False
5. A flip-flop's normal starting state when power is first applied to a circuit is always the SET state.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: False
6. A one-shot circuit is also known as a timer.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: False
7. Generally, a flip-flop's hold time is short enough so that its output will go to a state determined by the logic levels present at its synchronous control inputs just prior to the active clock transition.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
8. Inputs that cause the output of a flip-flop to change instantaneously are asynchronous.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
9. When the output of the NOR gate S-R flip-flop is
and
, the inputs are
.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: False
10. Some flip-flops have invalid states.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
Comments
There are no comments.
Enter a new Comment
Save
More in Digital Electronics:
Boolean Algebra and Logic Simplification
Code Converters and Multiplexers
Combinational Logic Analysis
Combinational Logic Circuits
Computers
Counters
Describing Logic Circuits
Digital Arithmetic Operations and Circuits
Digital Concepts
Digital Design
Digital Signal Processing
Digital System Projects Using HDL
Ex-OR and Ex-NOR Gates
Flip-Flops
Integrated-Circuit Logic Families
Integrated Circuit Technologies
Interfacing to the Analog World
Logic Families and Their Characteristics
Logic Gates
Memory and Storage
Microprocessor Fundamentals
MSI Logic Circuits
Multivibrators and 555 Timer
Number Systems and Codes
Programmable Logic Device
Shift Registers
Signals and Switches
The 8051 Microcontroller