logo

CuriousTab

CuriousTab

Discussion

Home ‣ Digital Electronics ‣ Flip-Flops Comments
  • Question

  • Using knowledge from previous chapters, an S-R flip-flop circuit is easy to design.


  • Options
  • A. True
  • B. False

  • Correct Answer
  • True 

    • Flip-Flops problems

    Search Results

    • 1. The gated S-R flip-flop is asynchronous.

    • Options
    • A. True
    • B. False
      • Discuss
    • 2. The 7474 has two distinct types of inputs: synchronous and asynchronous.

    • Options
    • A. True
    • B. False
      • Discuss
    • 3. A D latch has one data-input line.

    • Options
    • A. True
    • B. False
      • Discuss
    • 4. The J-K flip-flop eliminates the invalid state by toggling when both inputs are high and the clock transitions.

    • Options
    • A. True
    • B. False
      • Discuss
    • 5. A flip-flop is in the CLEAR condition when .

    • Options
    • A. True
    • B. False
      • Discuss
    • 6. A flip-flop's normal starting state when power is first applied to a circuit is always the SET state.

    • Options
    • A. True
    • B. False
      • Discuss
    • 7. Multivibrators must be level-triggered.

    • Options
    • A. True
    • B. False
      • Discuss
    • 8. Simple gate circuits, combinational logic, and transparent S-R flip-flops are synchronous.

    • Options
    • A. True
    • B. False
      • Discuss
    • 9. The 555 timer can be used in either the astable or monostable modes.

    • Options
    • A. True
    • B. False
      • Discuss
    • 10. The Q output of a flip-flop is normally HIGH when the device is in the "CLEAR" or "RESET" state.

    • Options
    • A. True
    • B. False
      • Discuss

    Comments

    There are no comments.
Enter a new Comment




Aptitude

Engineering

Programming

Reasoning

Links

Copyright ©CuriousTab. All rights reserved.