logo

CuriousTab

CuriousTab

Discussion


Home Digital Electronics Flip-Flops Comments

  • Question
  • The propagation delay time tPLH is measured from the triggering edge of the clock pulse to the LOW-to-HIGH transition of the output.


  • Options
  • A. True
  • B. False

  • Correct Answer
  • True 


  • Flip-Flops problems


    Search Results


    • 1. Edge-triggered J-K flip-flops make it hard for design engineers to know when to accept input data.

    • Options
    • A. True
    • B. False
    • Discuss
    • 2. Pulse-triggered flip-flops are identified by a bubble on the Q output terminal.

    • Options
    • A. True
    • B. False
    • Discuss
    • 3. VHDL does require a special designation for an output with a feedback.

    • Options
    • A. True
    • B. False
    • Discuss
    • 4. The 7475 is an example of an IC D latch (also called a bistable latch) that contains four transparent D latches.

    • Options
    • A. True
    • B. False
    • Discuss
    • 5. Most basic latches and flip-flops are available in IC packages of eight latches or flip-flops with a common clock.

    • Options
    • A. True
    • B. False
    • Discuss
    • 6. A TOGGLE input to a J-K flip-flop causes the Q and outputs to switch to their opposite state.

    • Options
    • A. True
    • B. False
    • Discuss
    • 7. Pulse-triggered or level-triggered devices are the same.

    • Options
    • A. True
    • B. False
    • Discuss
    • 8. A latch can act as a contact-bounce eliminator.

    • Options
    • A. True
    • B. False
    • Discuss
    • 9. A one-shot is a special type of multivibrator that must be triggered to produce each output pulse.

    • Options
    • A. True
    • B. False
    • Discuss
    • 10. When using edge-triggered flip-flops, the data is entered into the flip-flop on the leading edge of the clock, but the output does not change until the trailing edge of the clock.

    • Options
    • A. True
    • B. False
    • Discuss


    Comments

    There are no comments.

Enter a new Comment