CuriousTab
Search
CuriousTab
Home
Aptitude
Computer
C Programming
C# Programming
C++ Programming
Database
Java Programming
Networking
Engineering
Biochemical Engineering
Biochemistry
Biotechnology
Chemical Engineering
Civil Engineering
Computer Science
Digital Electronics
Electrical Engineering
Electronics
Electronics and Communication Engineering
Mechanical Engineering
Microbiology
Technical Drawing
GK
Current Affairs
General Knowledge
Reasoning
Data Interpretation
Logical Reasoning
Non Verbal Reasoning
Verbal Ability
Verbal Reasoning
Exams
AIEEE
Bank Exams
CAT
GATE
IIT JEE
TOEFL
Jobs
Analyst
Bank PO
Database Administrator
IT Trainer
Network Engineer
Project Manager
Software Architect
Discussion
Home
‣
Digital Electronics
‣
Combinational Logic Circuits
Comments
Question
This is an example of a POS expression:
Options
A. True
B. False
Correct Answer
True
Combinational Logic Circuits problems
Search Results
1. The look-ahead carry method suffers from propagation delays.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: False
2. An encoder in which the highest and lowest value input digits are encoded simultaneously is known as a priority encoder.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: False
3. The SUBDESIGN section defines the input and output of the logic circuit block.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
4. NOR gates can be used to construct AND gates.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
5. In VHDL, local signals are declared in the VARIABLE section, which is placed between the SUBDESIGN section and the logic section.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: False
6. The Boolean equation
results from this Karnaugh map.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
7. A square in the top row of a K-map is considered to be adjacent to its corresponding square in the bottom row.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: True
8. The following combination is correct for an EVEN parity data transmission system:
data = 100111100 and parity = 0
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: False
9. A data selector is also called a demultiplexer.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: False
10. Three select lines are required to address four data input lines.
Options
A. True
B. False
Show Answer
Scratch Pad
Discuss
Correct Answer: False
Comments
There are no comments.
Enter a new Comment
Save
More in Digital Electronics:
Boolean Algebra and Logic Simplification
Code Converters and Multiplexers
Combinational Logic Analysis
Combinational Logic Circuits
Computers
Counters
Describing Logic Circuits
Digital Arithmetic Operations and Circuits
Digital Concepts
Digital Design
Digital Signal Processing
Digital System Projects Using HDL
Ex-OR and Ex-NOR Gates
Flip-Flops
Integrated-Circuit Logic Families
Integrated Circuit Technologies
Interfacing to the Analog World
Logic Families and Their Characteristics
Logic Gates
Memory and Storage
Microprocessor Fundamentals
MSI Logic Circuits
Multivibrators and 555 Timer
Number Systems and Codes
Programmable Logic Device
Shift Registers
Signals and Switches
The 8051 Microcontroller