Discussion
Home ‣ Digital Electronics ‣ Shift Registers Comments
- Question
Shifting a binary number to the left by one position is equivalent to ________.
Options- A. multiplying by two
- B. multiplying by four
- C. dividing by two
- D. dividing by four
- Correct Answer
- multiplying by two
ExplanationShifting a binary number by one bit is equivalent to multiplying (when shifting to the left) or dividing (when shifting to the right) the number by 2. - 1. Assume a 4-bit parallel in/serial out shift register is loaded with a binary number. How many clock pulses are required after the parallel load has occurred before the first bit in the sequence appears on the serial output line?
Options- A. 0
- B. 1
- C. 2
- D. 3 Discuss
- 2. An 8-bit serial in/parallel out shift register is clocked at 4 MHz and is used to delay a serial digital signal by 1.25 µs. The output that has the proper delay is ________.
Options- A. QE
- B. QF
- C. QG
- D. QH Discuss
- 3. A type of shift register in which the Q or Q output of one stage is not connected to the input of the next stage is ________.
Options- A. parallel in/serial out
- B. serial in/parallel out
- C. serial in/serial out
- D. parallel in/parallel out Discuss
- 4. Assume a 4-bit Johnson counter is initially cleared. After the first clock pulse the output is 0001. After the next clock pulse the output will be ________.
Options- A. 0011
- B. 0010
- C. 1000
- D. 0110 Discuss
- 5. A 4-bit ring counter is loaded with a single 1. The frequency of any given output is ________.
Options- A. the same as the clock
- B. twice the clock frequency
- C. one-half the clock frequency
- D. one-fourth the clock frequency Discuss
- 6. Assume an 8-bit serial in/parallel out shift register needs to be cleared but has no clear input. How many clock cycles are required before a zero applied to the input appears on the QH output?
Options- A. 1
- B. 7
- C. 8
- D. 9 Discuss
- 7. A burst refresh and a normal memory operation of a DRAM can be interspersed.
Options- A. True
- B. False Discuss
- 8. The address-decoding scheme for a 16K-byte EPROM memory system requires a 1-to-8-address decoder when 4K × 8 memory is used.
Options- A. True
- B. False Discuss
- 9. Main computer memory is usually DRAM because of its high density and low cost; cache memory is usually SRAM because of its high speed.
Options- A. True
- B. False Discuss
- 10. Testing and troubleshooting the decoding logic will not reveal problems with the memory chips and their connections to the CPU busses.
Options- A. True
- B. False Discuss
Shift Registers problems
Search Results
Correct Answer: 1
Correct Answer: QE
Correct Answer: parallel in/parallel out
Correct Answer: 0011
Correct Answer: one-fourth the clock frequency
Correct Answer: 8
Correct Answer: False
Correct Answer: True
Correct Answer: True
Correct Answer: True
Comments
There are no comments.More in Digital Electronics:
Programming
Copyright ©CuriousTab. All rights reserved.