In a 74164 8-bit shift register, in order for the parallel data output to be synchronously loaded on the negative clock edge, the parallel enable input is LOW.
Options
A. True
B. False
Correct Answer
False
Shift Registers problems
Search Results
1. Parallel load means to load all flip-flops at the same time.