The gates in this figure are implemented using TTL logic. If the input of the in

CuriousTab

CuriousTab

Home Aptitude

Discussion

Home ‣ Digital Electronics ‣ Logic Gates Comments

Question
The gates in this figure are implemented using TTL logic. If the input of the inverter is open, and you apply logic pulses to point B, the output of the AND gate will be ________.
Options
A. a steady LOW
B. a steady HIGH
C. an undefined level
D. pulses

Correct Answer

a steady LOW

Logic Gates problems

Search Results

1. When does the output of a NOR gate = 0?
Options
A. Whenever a 0 is present at an input
B. Only when all inputs = 0
C. Whenever a 1 is present at an input
D. Only when all inputs = 1

2. The gates in this figure are implemented using TTL logic. If the output of the inverter has an internal open circuit, what voltage would you expect to measure at the inverter's output?
Options
A. Less than 0.4 V
B. 1.6 V
C. Greater than 2.4 V
D. All of the above

3. The gates in this figure are implemented using TTL logic. If the output of the inverter is open, and you apply logic pulses to point B, the output of the AND gate will be ________.
Options
A. a steady LOW
B. a steady HIGH
C. an undefined level
D. pulses

6. When does the output of a NAND gate = 1?
Options
A. Whenever a 0 is present at an input
B. Only when all inputs = 0
C. Whenever a 1 is present at an input
D. Only when all inputs = 1

7. A major advantage of ECL logic over TTL and CMOS is ________.
Options
A. low power dissipation
B. high speed
C. both low power dissipation and high speed
D. neither low power dissipation nor high speed

9. If A is LOW or B is LOW or BOTH are LOW, then X is LOW. If A is HIGH and B is HIGH, then X is HIGH. These rules specify the operation of a(n) ________.
Options
A. AND gate
B. OR gate
C. NAND gate
D. XOR gate

Comments

More in Digital Electronics: