Discussion
Home ‣ Digital Electronics ‣ Digital System Projects Using HDL Comments
- Question
In a digital clock application, the basic frequency must be divided down to:
Options- A. 1 Hz.
- B. 60 Hz.
- C. 100 Hz.
- D. 1000 Hz.
- Correct Answer
- 1 Hz.
- 1. In the frequency counter, what is the function of the Schmitt trigger circuit?
Options- A. To reduce input noise
- B. To condition the input signal
- C. To convert non-square waveforms
- D. To provide a usable signal to the display unit Discuss
- 2. In the digital clock project, the purpose of the frequency prescaler is to:
Options- A. find the basic frequency.
- B. transform a 60 pps input to a 1 pps timing signal.
- C. prevent the clock from exceeding 12:59:59.
- D. allow the BCD display to have a value from 00?59. Discuss
- 3. Which is not a major block of an HDL frequency counter?
Options- A. Display register
- B. Decoder/display
- C. Timing and control unit
- D. Bit shifter Discuss
- 4. The accuracy of the frequency counter depends on the:
Options- A. system clock frequency.
- B. number of displayed digits.
- C. sampling rate.
- D. display update rate. Discuss
- 5. Why should a real hardware functional test be performed on the HDL stepper motor design?
Options- A. To check the speed of the software
- B. To check the current levels in the motor
- C. To check the voltage levels of the real outputs
- D. To provide a fully operational system Discuss
- 6. Which is not a step used to define the scope of an HDL project?
Options- A. Are the inputs and outputs active HIGH or active LOW?
- B. A clear vision of how to make each block work
- C. What are the speed requirements?
- D. How many bits of data are needed? Discuss
- 7. In the frequency counter, when is the new count stored in the display register?
Options- A. After disabling the counter
- B. When the count buffer is full
- C. After the sample interval is set
- D. When the timing and control block has put it there Discuss
- 8. In the digital clock project, what is the frequency of the MOD-6 counter in the minutes section?
Options- A. 1 pulse per minute
- B. 6 pulses per minute
- C. 10 pulses per minute
- D. 1 pulse per hour Discuss
- 9. In the frequency counter, if the clock generator produces a 100 kHz system clock signal, how many decade counters are required to measure 1 Hz?
Options- A. 6
- B. 5
- C. 4
- D. 3 Discuss
- 10. In the digital clock project, when does the PM indicator go high?
Options- A. Never
- B. Going from 11:59:59 to 12:00:00
- C. Going from 12:59:59 to 01:00:00
- D. On the falling edge of the clock after enable goes high Discuss
Digital System Projects Using HDL problems
Search Results
Correct Answer: To convert non-square waveforms
Correct Answer: transform a 60 pps input to a 1 pps timing signal.
Correct Answer: Bit shifter
Correct Answer: system clock frequency.
Correct Answer: To check the speed of the software
Correct Answer: A clear vision of how to make each block work
Correct Answer: After disabling the counter
Correct Answer: 1 pulse per hour
Correct Answer: 5
Correct Answer: Going from 11:59:59 to 12:00:00
Comments
There are no comments.More in Digital Electronics:
Programming
Copyright ©CuriousTab. All rights reserved.