Discussion
Home ‣ Digital Electronics ‣ Digital System Projects Using HDL Comments
- Question
How is the output frequency related to the sampling interval of a frequency counter?
Options- A. Directly with the sampling interval
- B. Inversely with the sampling interval
- C. More precision with longer sampling interval
- D. Less precision with longer sampling interval
- Correct Answer
- More precision with longer sampling interval
- 1. In the keypad application, when all columns are HIGH, the ring counter is enabled and counting, and dav is LOW, what is the status of the d outputs?
Options- A. On
- B. Off
- C. Hi-Z
- D. 1011 Discuss
- 2. When designing an HDL digital system, which is the worst mistake one can make?
Options- A. Concluding that a fundamental block works perfectly
- B. Failing to provide proper documentation
- C. Adding blocks of code prior to testing them
- D. Overlooking a possible VARIABLE Discuss
- 3. In the keypad application, what does the data signal define?
Options- A. The row and column encoded data
- B. The ring encoded data
- C. The freeze locator data
- D. The ring counter data Discuss
- 4. What must a stepper motor HDL application include?
Options- A. Variables and processes
- B. Types and bits
- C. Counters and decoders
- D. Sequencers and multiplexers Discuss
- 5. What does the ring counter in the HDL keypad application do when a key is pressed?
Options- A. Count to find the row
- B. Freeze
- C. Count to find the column
- D. Start the D flip-flop Discuss
- 6. What does the major block of an HDL code emulation of a keypad include?
Options- A. A sequencer
- B. A clock
- C. A multiplexer
- D. A ring counter Discuss
- 7. Why should a real hardware functional test be performed on the HDL stepper motor design?
Options- A. To check the speed of the software
- B. To check the current levels in the motor
- C. To check the voltage levels of the real outputs
- D. To provide a fully operational system Discuss
- 8. The accuracy of the frequency counter depends on the:
Options- A. system clock frequency.
- B. number of displayed digits.
- C. sampling rate.
- D. display update rate. Discuss
- 9. Which is not a major block of an HDL frequency counter?
Options- A. Display register
- B. Decoder/display
- C. Timing and control unit
- D. Bit shifter Discuss
- 10. In the digital clock project, the purpose of the frequency prescaler is to:
Options- A. find the basic frequency.
- B. transform a 60 pps input to a 1 pps timing signal.
- C. prevent the clock from exceeding 12:59:59.
- D. allow the BCD display to have a value from 00?59. Discuss
Digital System Projects Using HDL problems
Search Results
Correct Answer: Hi-Z
Correct Answer: Concluding that a fundamental block works perfectly
Correct Answer: The row and column encoded data
Correct Answer: Counters and decoders
Correct Answer: Freeze
Correct Answer: A ring counter
Correct Answer: To check the speed of the software
Correct Answer: system clock frequency.
Correct Answer: Bit shifter
Correct Answer: transform a 60 pps input to a 1 pps timing signal.
Comments
There are no comments.More in Digital Electronics:
Programming
Copyright ©CuriousTab. All rights reserved.