logo

CuriousTab

CuriousTab

Discussion


Home Digital Electronics Programmable Logic Device Comments

  • Question
  • The output of this circuit is always ________.

    The output of this circuit is always ________. 1 0 A A


  • Options
  • A. 1
  • B. 0 
  • C. A
  • D. A

  • Correct Answer
  • A 


  • Programmable Logic Device problems


    Search Results


    • 1. A circuit that implements a combinational logic function by storing a list of output values that correspond to all possible input combinations is a(n) ________.

    • Options
    • A. output logic macrocell
    • B. look-up table
    • C. parallel logic expander
    • D. logic element
    • Discuss
    • 2. Product terms are the outputs of which type of gate within a PLD array?

    • Options
    • A. OR
    • B. XOR
    • C. AND
    • D. flip-flop
    • Discuss
    • 3. A macrocell basically contains ________.

    • Options
    • A. a programmable AND-OR gate array and some input buffers
    • B. an OR-gate array and some output logic
    • C. an AND-OR gate array and some output logic
    • D. licensed programming
    • Discuss
    • 4. The output of this circuit is always ________.


    • Options
    • A. 1
    • B. 0  
    • C. A
    • D. A
    • Discuss
    • 5. GAL is an acronym for ________.

    • Options
    • A. Generic Array Logic
    • B. General Array Logic
    • C. Giant Array Logic
    • D. Generic Analysis Logic
    • Discuss
    • 6. Which of the following is true?

    • Options
    • A. Altera uses PAL architecture and Xilinx uses PLA architecture.
    • B. Altera uses PLA architecture and Xilinx uses PAL architecture.
    • C. Altera and Xilinx both use PAL architecture.
    • D. Altera and Xilinx both use PLA architecture.
    • Discuss
    • 7. A GAL is essentially a ________.

    • Options
    • A. non-reprogrammable PAL
    • B. PAL that is programmed only by the manufacturer
    • C. very large PAL
    • D. reprogrammable PAL
    • Discuss
    • 8. ________ are used at the inputs of PAL/GAL devices in order to prevent input loading from a large number of AND gates.

    • Options
    • A. Simplified AND gates
    • B. Fuses
    • C. Buffers
    • D. Latches
    • Discuss
    • 9. SPLDs, CPLDs, and FPGAs are all which type of device?

    • Options
    • A. PAL
    • B. PLD
    • C. EPROM
    • D. SRAM
    • Discuss
    • 10. What is PROM?

    • Options
    • A. SPLD
    • B. QPLD
    • C. HPLD
    • D. PLD
    • Discuss


    Comments

    There are no comments.

Enter a new Comment